技术参数
|
MOST 控制器
|
OS81110
Access via Vector MediaLB+® FPGA IP-core with 8192fs (400 Mbps)
|
运行模式
|
Master, Static Master, Slave, Spy*, Bypass
|
支持通道
|
Control messages, asynchronous packets, Ethernet packets and synchronous streams
|
Spy* for the control and packets channel
|
Vector Spy150-IP-core in the FPGA, can be activated individually or
in parallel to all other modes and channels, amongst others recording of
Preemptive-Acknowledge-Information and comprehensive bus statistics
(Msgs/s; Packets/s)
|
控制报文
|
Full bandwidth of the INIC applicable for Tx and/or Rx via 8192fs MLB+IP-core
|
异步数据和以太网数据包
|
Full bandwidth of the INIC applicable for Tx and/or Rx via 8192fs MLB+IP-core,
packet length up to 1524 Byte for MOST packets for Rx and Tx
|
主节点帧频率
|
44.1 kHz and 48 kHz selectable
|
PC 接口
|
USB 2.0 highspeed
|
MOST 连接器
|
MOST 2+0, AFBR-1150L / AFBR-2150L transceiver; compliance certified
|
支持MOST ECL
|
Tx and/or Rx, configurable terminating resistor, 5..30V
|
工作环境
|
Temperature: -40 °C..+60 °C (operation and storage)
Humidity: 15 %...90 %, non-condensing
|
操作系统
|
Windows XP: 32 bit (SP3), Windows Vista: 32 bit (SP1), Windows 7: 32 bit / 64 bit
|
规格 (长x宽x高)
|
Approx. 140 x 105 x 32 mm
|
功耗
|
Startup: 7 V..50 V
Operating: 5 V..50 V, approx. 7 W
Boot time approx. 1 s
|
时钟精度
|
Time stamp accuracy: 1 us; reaction time Rx => Tx: typ. <1 ms
|
音频输入/输出
|
Digital: optical, S/PDIF, 16 bit stereo, 44,1kHz / 48kHz with sample rate converter
Analog: 1 x line in, 1 x line out
|
干扰发生器
|
Light+Lock as well as message generation with free configurable
payload including configurable consecutive counter on control channel,
data packet channel and Ethernet packet channel
|
电隔离
|
USB / Audio, power supply, SyncLine and ECL are separated from each other
|